Apple Developer Connection
Member Login Log In | Not a Member? Contact ADC

< Previous PageNext Page > Hide TOC

HyperTransport Technology

The DDR HyperTransport is an advanced chip-to-chip communications technology that provides a high-speed, high-performance, point-to-point link for integrated circuits. HyperTransport provides a universal connection that reduces the number of buses within a system.

In the configuration without a PCI-X bridge, the HyperTransport bus between the U3H the K2 IC is 8 bits wide in both directions and supports a total of 1.6 GBps bidirectional throughput.

In the configurations with a PCI-X bridge, the HyperTransport bus between the U3H IC and the PCI-X bridge is 16 bits wide in both directions and supports a total of 4.8 GBps bidirectional throughput. Between the PCI-X bridge and the K2 IC, the bus width is 8 bits, supporting total of 1.6 GBps bidirectional throughput.

For more information on the HyperTransport technology, go to the World Wide Web at

http://www.hypertransport.org



< Previous PageNext Page > Hide TOC


Last updated: 2005-04-29




Did this document help you?
Yes: Tell us what works for you.

It’s good, but: Report typos, inaccuracies, and so forth.

It wasn’t helpful: Tell us what would have helped.
Get information on Apple products.
Visit the Apple Store online or at retail locations.
1-800-MY-APPLE

Copyright © 2007 Apple Inc.
All rights reserved. | Terms of use | Privacy Notice