Next Previous

Retired Document

Important: This document may not represent best practices for current development. Links to downloads and other resources may no longer be valid.

Expansion

This chapter describes the expansion features of the single processor Power Mac G5 computer: the DDR SDRAM expansion slots and the PCI expansion slots.

RAM Expansion

The main logic board of the single processor Power Mac G5 computer has two pairs of DDR SDRAM expansion slots for unbuffered DDR400 (PC3200) dual in-line memory modules (DIMMs) for a maximum memory of 4 GB.

Each DIMM can contain 256 and 512 MB (also is capable of 128 MB and 1 GB) of double data rate synchronous dynamic RAM (DDR SDRAM). At least one pair of the RAM expansion slots contains factory installed DIMMs. The single processor Power Mac G5 supports CAS latencies of 2, 2.5, 3, 4, and 5.

Additional DIMMs must be installed in pairs of the same size. The slot pairs are numbered as indicated in Figure 4-1. When installing additional memory, populate starting with the lowest slot pair numbers. The combined memory of all of the DIMMs installed is configured as a contiguous array of memory.

**Figure 4-1** DIMM installation for single processor 1.8 GHz

DIMM Specifications

The RAM expansion slots accept 184-pin DDR SDRAM DIMMs that are 2.5 volt, unbuffered, 8-byte, nonparity, and DDR400-compliant (PC3200).

Mechanical Specifications

The mechanical design of the DDR SDRAM DIMM is defined by the JEDEC specification JESD21-C, MODULES4_20_4, Release 11b. To find this specification on the World Wide Web, refer to RAM Expansion Modules.

The maximum height of DIMMs for use in the single processor Power Mac G5 is 2 inches.

Electrical Specifications

The electrical design of the SDRAM DIMM is defined by the JEDEC specification JESD21-C, MODULES4_20_4, Release 11b. To find this specification on the World Wide Web, refer to RAM Expansion Modules.

The Serial Presence Detect (SPD) EEPROM specified in the JEDEC standard is required and must be set to properly define the DIMM configuration. The EEPROM is powered on 3.3 V. Details about the required values for each byte on the SPD EEPROM can be found on pages 68–70 of the JEDEC specification.

DIMM Configurations

The largest DIMM supported is a two-bank DIMM of 1 GB using 512 Mbit DDR SDRAM devices. The maximum number of devices per DIMM is 16.

Table 4-1 shows information about the different sizes of DDR SDRAM devices used in the memory modules. The memory controller supports 64 Mbit, 128 Mbit, 256 Mbit, and 512 Mbit DDR SDRAM devices. The device configurations include three specifications: address range, word size, and number of banks. For example, a 1 M by 16 by 4 device addresses 1 M, stores 16 bits at a time, and has 4 banks.

The first column in Table 4-1 shows the memory size of the largest DIMM with that device size that the computer can accommodate. The third column specifies the number of devices needed to make up the 8-byte width of the data bus. The fourth column in the table shows the size of each bank of devices, which is based on the number of internal banks in each device and the number of devices per bank.

**Table 4-1** Sizes of DDR SDRAM expansion DIMMS and devices
Size of DIMM	SDRAM device size	Device configuration	Devices per bank	Size of each bank
128 MB	128 Mbits	4 M x 8 x 4	8	64 MB
128 MB	256 Mbits	2 M x 16 x 4	4	64 MB
256 MB	128 Mbits	4 M x 8 x 4	8	128 MB
256 MB	256 Mbits	4 M x 16 x 4	4	128 MB
512 MB	256 Mbits	8 M x 8 x 4	8	256 MB
1 GB	512 Mbits	16 M x 8 x 4	8	512 MB
1 GB	1 Gbits	16 M x 16x 4	4	512 MB
1 GB	1 Gbits	32 M x 8x 4	8	1 GB

RAM Addressing

Signals A[0–12] on each SDRAM DIMM make up a 13-bit multiplexed address bus that can support several different sizes of SDRAM devices. Table 4-2 shows the address multiplexing modes used with the devices.

**Table 4-2** Address multiplexing modes for SDRAM devices
Device size	Device configuration	Size of row address	Size of column address
128 Mbits	4 M x 8 x 4	12	10
128 Mbits	2 M x 16 x 4	12	9
256 Mbits	8 M x 8 x 4	13	10
256 Mbits	4 M x 16 x 4	13	9
512 Mbits	8 M x 8 x 4	14	10
1 Gb	16 M x 16x 4	14	10
1 Gb	32 M x 8x 4	14	11

PCI Expansion Slots

The single processor Power Mac G5 supports three 64-bit, 33 MHz PCI slots that interface to the Shasta I/O. The PCI configuration conforms to the PCI Specification 2.3.

To optimize performance of both PCI and main memory transfers, your PCI card should use DMA. The point-to-point G5 architecture is designed to provide optimal performance to each subsystem using DMA. If your card does not support DMA, it should use vector data types for read/write transfers. This approach results in 4 dword burst transfers on the PCI bus.

The computer’s case has four openings in the back for access to I/O connectors on cards in the three expansion slots and the AGP slot. Each slot has room for a full size 12.335-inch or short 6.926-inch card. The numbering on the casing is 1 through 4 and corresponds to the label on the PCB. Number one is the AGP slot and numbers two through four are the PCI slots.

The expansion slots accept PCI cards with either 32-bit or 64-bit address and data buses. The expansion slots support universal and +3.3 V cards, but not 5 V signalling. The cards are required to use the standard PCI fence described in the specification.

The expansion slots support all the required PCI signals and certain optional PCI signals. The PCI slots support the optional 64-bit bus extension signals and cache support signals.

The PCI slots and the AGP Pro 8x slot carry the 3.3 V_AUX power and PME signals to allow an expansion card to wake the computer from sleep mode.

A total of 90 W is allocated to the three PCI slots and the AGP Pro slot. Graphics cards that conform to the AGP 3.0 spec can consume up to 30W. AGP Pro cards may consume more power. AGP Pro cards may also block adjacent PCI slots, in order to provide thermal relief.

In order to use the new PCI card, a driver must be installed. The driver installation procedure is documented by the manufacturer of the PCI card.

For more information on PCI, visit the worldwide web at

http://www.pci-sig.org

Next Previous