I'm looking for technical documentation on Apple's IEEE 754 implementation on the M1 - M4 chips. Specifically, I'd like to know how NaN payloads are handled in arithmetic operations. Does anyone know where this information is available? Thank you!
Technical specification of IEEE 754 implementation on Apple silicon
You may find it in some ARM architecture specs, if you’re lucky.